

Claims

What is claimed is:

1. A data bridge system, comprising:
5 an interface for transferring data;
a plurality of application-specific integrated circuits (ASICs);
a data bridge operatively coupled to each of the interface and the plurality of ASIC; and
the data bridge having a read only memory for storing at least initial
10 values and mask values for each ASIC of the plurality of ASICs.
2. The data bridge system according to claim 1, wherein at least one of the plurality of ASICs is a graphic adapter.
- 15 3. The data bridge system according to claim 1, wherein the interface is connected to a north bridge in a computer system.
4. The data bridge system according to claim 1, wherein the data bridge upon initialization forms at least one of: base address registers that are queried by the
20 interface, command registers, and configuration registers.
5. The data bridge system according to claim 4, wherein the data bridge has multiple base address registers, each of the base address registers in the data bridge having a corresponding initial value and mask value that is stored in the read only
25 memory.
6. The data bridge system according to claim 5, wherein the ASICs are graphic adapters, and wherein the initial values and the mask values stored in the read only memory define the base address registers in the data bridge as a function of the
30 configuration requirements of the graphic adapters.

7. The data bridge system according to claim 1, wherein the data bridge forms base address registers as a function of the initial values and mask values stored in the read only memory, and wherein a first base address register defines prefetchable
5 memory space, a second base register address defines non-prefetchable memory space, and a third base address register defines I/O mapped space.

8. The data bridge system according to claim 1, wherein the data bridge has a plurality of base address registers that are programmable as a function of the initial
10 values and mask values in the read only memory.

9. The data bridge system according to claim 1, wherein the read only memory is at least one of removably coupled to the data bridge and writable.

20240401 14:00:00

10. A method of interfacing application specific integrated circuits to a computer system, comprising the steps of:

reading, initial values and mask values from a read only memory; and
forming, from the initial values and the mask values, configurable
5 registers, that upon initialization of the computer system cause the computer system to allocate system resources to each of a plurality of ASICs.

11. The method according to claim 10,
wherein the computer system has an interface that, upon initialization of
10 the computer system, writes all ones to the base address registers of the data bridge and then reads back values to determine a size of the resource; and
wherein the computer system allocates memory space in the computer system as a function of the information in the base address registers.

12. The method according to claim 10, wherein the interface is connected to
15 a north bridge in a computer system.

13. The method according to claim 10, wherein the data bridge has multiple
base address registers, each of the base address registers in the data bridge having a
20 corresponding initial value and mask value that is stored in the read only memory.

14. The method according to claim 13, wherein the ASICs are graphic
adapters, and wherein the initial values and the mask values stored in the read only
memory define the configuration registers in the data bridge as a function of the
25 configuration requirements of the graphic processors.

15. The method according to claim 14, wherein the data bridge forms
configuration registers as a function of the initial values and mask values stored in the
read only memory, and wherein a first base address register defines prefetchable

FILED IN 904200

16. The method according to claim 10, wherein the data bridge has a plurality of base address registers that are programmable as a function of the initial values and mask values in the read only memory.

18. The method according to claim 10, wherein at least one of the plurality of ASICs is a graphic adapter.

18. The method according to claim 10, wherein at least one of the plurality of ASICs is a graphic adapter.

[illegible]

21. The data bridge system according to claim 19, wherein the interface is a north bridge in a computer system.

23. The data bridge system according to claim 22, wherein the data bridge has multiple base address registers, each of the base address registers in the data bridge having a corresponding initial value and mask value that is stored in the storage device.

25. The data bridge system according to claim 19, wherein the data bridge forms base address registers as a function of the initial values and mask values stored in the storage device, and wherein a first base address register defines prefetchable

memory space, a second base register address defines non-prefetchable memory space, and a third base address register defines I/O mapped space.

26. The data bridge system according to claim 19, wherein the data bridge
5 has a plurality of base address registers that are programmable as a function of the initial values and mask values in the storage device.

27. The data bridge system according to claim 19, wherein the read only memory is removably coupled to the data bridge.

2025-10-10 14:30:00

28. A circuit comprising:
memory containing initial values and mask values for use in forming a
register; and

at least one configurable register that includes register configuration
5 logic and at least one register flop to contain an initial value and at least one mask flop
that generates a mask bit for the configuration logic and wherein the register
configuration logic configures the at least one register flop to be read and or writable
based on at least one mask value stored in the memory.

10 29. The circuit of claim 28 wherein the configuration logic includes:
a multiplexing circuit operatively responsive to the initial value and
write data,
an AND gate operatively responsive to a register write enable signal and
to the mask bit,
15 an OR gate operatively coupled to receive an output from the AND gate
and operatively responsive to an initial write enable signal, and
a NAND gate operatively coupled to the multiplexing circuit and having
an output operatively coupled to the register flop.

20 30. The circuit of claim 29 wherein the mask flop is operatively responsive
to the mask value and a mask write enable signal.

31. The circuit of claim 30 operatively coupled to a computer system such
that upon initialization of the computer system, the computer system allocates system
25 resources to each of a plurality of ASICs based on the initial values.